October 2018 Archives by date

• Messages sorted by: [ thread ] [ subject ] [ author ]
• More info on this list...

Starting: Tue Oct 2 13:11:23 UTC 2018
Ending: Tue Oct 30 14:13:50 UTC 2018
Messages: 41

• [Cryptech-Commits] [core/cipher/aes_speed] branch master updated: Reading AES result will be zero when ready is not set.   git at cryptech.is
• [Cryptech-Commits] [core/cipher/aes_speed] branch master updated: Adding testcase that tests the mangling of aes operations by switching from encipher to decipher mid-operation.   git at cryptech.is
• [Cryptech-Commits] [core/cipher/aes_speed] branch master updated: Adding restriction to the API to only allow writes to controlling registers. This fixes CT-01-002 FPGA.   git at cryptech.is
• [Cryptech-Commits] [core/hash/sha1] branch master updated: Restricted write access for control bits to when the core is ready.   git at cryptech.is
• [Cryptech-Commits] [core/math/curve25519lib] branch master updated: Some more temporary modules.   git at cryptech.is
• [Cryptech-Commits] [user/shatov/curve25519_fpga_model] branch master updated (f6636a2 -> 71bc54c)   git at cryptech.is
• [Cryptech-Commits] [user/shatov/curve25519_fpga_model] 01/04: Reworked Ed25519-specific microcode, added magic markers to allow automatic parsing.   git at cryptech.is
• [Cryptech-Commits] [user/shatov/curve25519_fpga_model] 02/04: Tiny cleanup.   git at cryptech.is
• [Cryptech-Commits] [user/shatov/curve25519_fpga_model] 03/04: Removed move2(), because Verilog can only move one operand a time. Added magic markers to allow automatic parsing.   git at cryptech.is
• [Cryptech-Commits] [user/shatov/curve25519_fpga_model] 04/04: Ed25519 microcode parser. Verilog Ed25519 core is microsequenced, it contains a "worker" module that fetches opcodes from a piece of read-only memory and does either "move" (copy) or "math" (add/subtract/multiply) operation. The C model mimics how this worker unit operates by calling routines that correspond to micro-operations. This parser processes the C model sources and generates a piece of Verilog that is used to initialize the microcode ROM.   git at cryptech.is
• [Cryptech-Commits] [core/pkey/ed25519] branch master updated (8d002c4 -> 7cbc1fe)   git at cryptech.is
• [Cryptech-Commits] [core/pkey/ed25519] 01/04: Finished porting modular multiplier.   git at cryptech.is
• [Cryptech-Commits] [core/pkey/ed25519] 02/04: Fixed wrong word order.   git at cryptech.is
• [Cryptech-Commits] [core/pkey/ed25519] 03/04: Added support for add/subtract opcodes.   git at cryptech.is
• [Cryptech-Commits] [core/pkey/ed25519] 04/04: Incorporated latest microcode from the C model. Passes all the test vectors from the RFC. Needs minor cleanup.   git at cryptech.is
• [Cryptech-Commits] [core/pkey/ed25519] branch master updated (7cbc1fe -> 427794f)   git at cryptech.is
• [Cryptech-Commits] [core/pkey/ed25519] 01/02: Removed stale file.   git at cryptech.is
• [Cryptech-Commits] [core/pkey/ed25519] 02/02: Renamed some modules, removed leftover debug code.   git at cryptech.is
• [Cryptech-Commits] [core/cipher/aes] branch master updated: Added the regs missing in reset also in the old aes core.   git at cryptech.is
• [Cryptech-Commits] [core/cipher/chacha] branch master updated: Adding width specification, fixed order and other nits as part of ceckning that all registers are properly reset.   git at cryptech.is
• [Cryptech-Commits] [core/hash/sha1] branch master updated: Added width definition to reset values as part of checking that all registers are properly reset.   git at cryptech.is
• [Cryptech-Commits] [core/hash/sha256] branch master updated: Added width definition.   git at cryptech.is
• [Cryptech-Commits] [core/hash/sha512] branch master updated: Added width definitons.   git at cryptech.is
• [Cryptech-Commits] [core/rng/avalanche_entropy] branch master updated: Added width definitions and cleaned up how constants are written in reset statements. As part of checking that all registers are being reset.   git at cryptech.is
• [Cryptech-Commits] [core/rng/rosc_entropy] branch master updated: (1) Replaced the README.md with the better one that for some reason lived in the rtl directory. (2) Cleaned up reset statatements as part of effort to check that all registers are being properly reset.   git at cryptech.is
• [Cryptech-Commits] [core/rng/trng] branch master updated: (1) Fixed width definitions and cleaned up constants as part of checking that all registers are being reset. (2) Cleaned up tasks and removed timescale directives to silence lint.   git at cryptech.is
• [Cryptech-Commits] [user/js/mkmif] branch master updated: (1) Added register missing from reset code. (2) Cleaned up reset constants. (3) Added missing wire declaration in testbench.   git at cryptech.is
• [Cryptech-Commits] [core/rng/avalanche_entropy] branch master updated: Added lint target. Added compiler flags.   git at cryptech.is
• [Cryptech-Commits] [core/hash/sha256] branch master updated: (1) Locked down API to ignore read or write requests that could leak info or cause incorrect behaviour during processing. (2) Cleaned up API registers and the API.   git at cryptech.is
• [Cryptech-Commits] [core/hash/sha256] branch master updated: Compacted the code for K constants.   git at cryptech.is
• [Cryptech-Commits] [core/hash/sha512] branch master updated: Cleaned up the code as part of fixing issues found during the audit.   git at cryptech.is
• [Cryptech-Commits] [core/hash/sha512] branch master updated: Locked down API write and API digest read access to only be allowed when the core is ready and not busy doing processing.   git at cryptech.is
• [Cryptech-Commits] [core/cipher/aes] branch master updated: For completeness sake added API hardening to the aes core too. The AES core has been replaced with the aes_speed core but is still available as a separate repo.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch integrate_mkmif updated: Hardened the keywrap API to not allow reads or writes when the core is busy.   git at cryptech.is
• [Cryptech-Commits] [core/cipher/chacha] branch master updated: Hardening the API to block writes to contol signals when core is performing operations. Also blocking access to data out when core is busy. Minor cleanup of defines. Changed init and next flags to automatically toggle back to zero.   git at cryptech.is
• [Cryptech-Commits] [sw/libhal] branch master updated (7219e78 -> 4eebeee)   git at cryptech.is
• [Cryptech-Commits] [sw/libhal] 01/03: Add buffer overflow checks before allocating stack arrays.   git at cryptech.is
• [Cryptech-Commits] [sw/libhal] 02/03: Change explicitly signed XDR buffer overflow checks to explicitly unsigned.   git at cryptech.is
• [Cryptech-Commits] [sw/libhal] 03/03: Enable bloat tests, since they work with the current 8K keystore block size.   git at cryptech.is
• [Cryptech-Commits] [sw/libhal] branch master updated: Sigh, add8e03 botched handling of 0-length hal_xdr_encode_fixed_opaque requests.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch integrate_mkmif updated: Integrated the DUT into the testbench and update Makefile to build the sim target-   git at cryptech.is

Last message date: Tue Oct 30 14:13:50 UTC 2018
Archived on: Tue Oct 30 14:13:53 UTC 2018

• Messages sorted by: [ thread ] [ subject ] [ author ]
• More info on this list...