At Tue, 14 Apr 2015 02:20:18 +0300, ????? ????? wrote: > > Is this good news or bad news? :) Good news, I think: opacity of bitstream generation tools is a serious problem, so anything that makes it easier to check whether the generated bitstream has any relationship to the input Verilog is probably a good thing.