July 2018 Archives by thread

• Messages sorted by: [ subject ] [ author ] [ date ]
• More info on this list...

Starting: Sun Jul 1 08:47:29 UTC 2018
Ending: Tue Jul 31 15:25:21 UTC 2018
Messages: 76

• [Cryptech-Commits] [user/js/keywrap] branch master updated: Connected the dut in the core testbench.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Added first tasks to test api write and core read. Everything works as expected.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Adding additional test code to verify that core read-modify-write and api rread works correctly.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Focusing on a single NIST KWP test case that is non-trivial.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Adding a lot of verbose output to get the internal values we need.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Added test case with vectors from NIST KWP AE. Test fails. But at least it doesn't hang. Now for some bug hunting.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Add support to dump contents of memory to check that data has been written correctly.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Debugged a lot of minor errors and added a lot of debug functions. Things are starting to work. As in AES is actually initialized and used.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Good news: The core peformcs all AES operations and stops after correct number of operations. Bad news: All values are wrong.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Adding more dump outputs. wrap does not yet work, but one can see when things go bad and where the isssues are.   git at cryptech.is
• [Cryptech-Commits] [core/cipher/aes] branch master updated: Added a test case for AES with test vectors from processing NIST KWP keywrap operation. This verifies that we are using the AES core correctly in the keywrap core. But it is a new test vector for AES too.   git at cryptech.is
• [Cryptech-Commits] [core/cipher/aes] branch master updated: (1) Added NIST KWP test to core. (2) Moved all other tests in core tb to a separate task. (3) Minor cleanup in top tb.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Removed the streaming interface in favor of a normal address based interface. A bit more kludgy, esp since we need to use bank switching to be able to provide enough address space. But this removes a possible problem of the streaming address counter running wild.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Fixed memory word order. Fixed a number of bugs. First block encrypted correctly. A state is wrong and memory is read too far.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Debugged keywrap processing including A update. All AES operations works correctly. Now we just need to stop processing whe we should.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: We haz keywrap! Time to add more testcases and make them self testing. Oh and implement unwrap.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Adding testcase for wrapping 4096 bit data.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Adding tool to generate write commands.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated (d912c91 -> 3bd8c3e)   git at cryptech.is
  • [Cryptech-Commits] [user/js/keywrap] 01/03: We use the aes_speed core instead.   git at cryptech.is
  • [Cryptech-Commits] [user/js/keywrap] 02/03: Removed a few states and a few cycles.   git at cryptech.is
  • [Cryptech-Commits] [user/js/keywrap] 03/03: Adding wrap test case with 4096 bit plaintext from NIST. Test result matches model.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Adding unwrap test case.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Adding state and counter functionality to support unwrap. Changed name of define to something more comprehensible.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Updated keywrap logic to support unwrap. Split state to handle next start in both wrap and unwrap cases.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Fixed minor details in unwrap test case. Enabled unwrap test case.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Fixing block counter init bug. Enabling detailed debugging. Fixing minor nits.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Adding wait state to allow access from memory to complete. Should be possible to optimize.   git at cryptech.is
• [Cryptech-Commits] [core/comm/fmc] branch fmc_clk created (now 63b846c)   git at cryptech.is
  • [Cryptech-Commits] [core/comm/fmc] 01/03: Removed now unnecessary CDC modules.   git at cryptech.is
  • [Cryptech-Commits] [core/comm/fmc] 02/03: FMC arbiter overhaul.   git at cryptech.is
  • [Cryptech-Commits] [core/comm/fmc] 03/03: Added testbench to mimic STM32's FMC side.   git at cryptech.is
• [Cryptech-Commits] [core/platform/alpha] branch fmc_clk created (now ff1faf9)   git at cryptech.is
  • [Cryptech-Commits] [core/platform/alpha] 01/04: Updated constraints.   git at cryptech.is
  • [Cryptech-Commits] [core/platform/alpha] 02/04: Added phase shift to MMCM.   git at cryptech.is
  • [Cryptech-Commits] [core/platform/alpha] 03/04: Updated clock manager.   git at cryptech.is
  • [Cryptech-Commits] [core/platform/alpha] 04/04: Changed top module to accomodate changes to the clock manager.   git at cryptech.is
• [Cryptech-Commits] [core/comm/fmc] branch fmc_clk updated: Forgot to bump version number.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: (1) Fixed dump of core_addr in testbench to actually show the core_addr. Fixed boundaries for the block counter. Now we don't read mem out of bounds.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Debugged key unwrap. First testcase for unwerap passed. Added some more debug outputs.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Adding test case for 4096 bit unwrap. Testcase passed! We have unwrap.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: (1) Updated version to reflect status. (2) Minor fix after running sim in ModelSim.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Updated README with status and information about the implementation.   git at cryptech.is
• [Cryptech-Commits] [sw/stm32] branch fmc_clk created (now 0f8c20f)   git at cryptech.is
  • [Cryptech-Commits] [sw/stm32] 01/01: Changed FMC initialization code to match the new sync FMC arbiter. Removed unnecessary code (no more double read, yay!)   git at cryptech.is
• [Cryptech-Commits] [releng/alpha] branch systolic-crt deleted (was 4cbb040)   git at cryptech.is
• [Cryptech-Commits] [releng/alpha] branch fmc_clk created (now 31fd08d)   git at cryptech.is
  • [Cryptech-Commits] [releng/alpha] 01/01: First attempt at integrating Pavel's fmc_clk (synchronous FMC bus) code.   git at cryptech.is
• [Cryptech-Commits] [core/platform/alpha] branch fmc_clk updated: Adjust Makefile to track source changes.   git at cryptech.is
• [Cryptech-Commits] [releng/alpha] branch fmc_clk updated: Adjust core/platform/alpha Makefile to track source changes.   git at cryptech.is
• [Cryptech-Commits] [releng/alpha] branch fmc_clk updated: Fix generated Debian package names ("_" is illegal).   git at cryptech.is
• [Cryptech-Commits] [releng/alpha] branch master updated: Fix generated Debian package names ("_" is illegal).   git at cryptech.is
• [Cryptech-Commits] [sw/stm32] branch fmc_clk updated: Whack various bits of sw/stm32 test code to compile on fmc_clk branch.   git at cryptech.is
• [Cryptech-Commits] [sw/libhal] branch master updated (af18760 -> 64d4157)   git at cryptech.is
  • [Cryptech-Commits] [sw/libhal] 01/02: Support PF_UNIX socket inode modes other than 0600.   git at cryptech.is
  • [Cryptech-Commits] [sw/libhal] 02/02: No-op out core alloc/free when no cores exist.   git at cryptech.is
• [Cryptech-Commits] [releng/alpha] branch fmc_clk updated: Update fmc_clk build after fixing bugs which were blocking client packages.   git at cryptech.is
• [Cryptech-Commits] [sw/pkcs11] branch master updated: Clean up old unused variable warnings.   git at cryptech.is
• [Cryptech-Commits] [releng/alpha] branch fmc_clk updated: Clean up old unused variable warnings in sw/pkcs11.   git at cryptech.is
• [Cryptech-Commits] [user/js/keywrap] branch master updated: Added explicit width specification for constant to silence truncation warning.   git at cryptech.is
• [Cryptech-Commits] [core/rng/trng] branch master updated: Removing files for building and using the TRNG with TerASIC D0-Nano board.   git at cryptech.is
• [Cryptech-Commits] [releng/alpha] branch master updated: Accumulated changes in several submodules.   git at cryptech.is
• [Cryptech-Commits] [releng/alpha] branch fmc_clk updated: Remove same TerASIC files on fmc_clk branch.   git at cryptech.is
• [Cryptech-Commits] [sw/libhal] branch hashsig updated (2b9f5c4 -> 653d6b4)   git at cryptech.is
  • [Cryptech-Commits] [sw/libhal] 01/05: Add descriptions of signature algorithm OIDs, because pre-encoded ASN.1 blobs are really inscrutable.   git at cryptech.is
  • [Cryptech-Commits] [sw/libhal] 02/05: Housekeeping: Mark hal_ks_pin_uuid extern, so it doesn't get instantiated in each object module.   git at cryptech.is
  • [Cryptech-Commits] [sw/libhal] 03/05: Add protection against trying to use hashsig while the restart mechanism is rebuilding the tree.   git at cryptech.is
  • [Cryptech-Commits] [sw/libhal] 04/05: A recent(?) version of arm-none-eabi-gcc decided to make storage for enums the minimum size necessary, so hal_asn1_decode_lms_algorithm and hal_asn1_decode_lmots_algorithm were writing 4 bytes of data into 1-byte variables. Hilarity ensued. Yes, I already knew that conflating enum with uint32_t was a bad idea, I was just being lazy.   git at cryptech.is
  • [Cryptech-Commits] [sw/libhal] 05/05: Change the rest of the hashsig ASN.1 wrapper functions to static inline, for consistency.   git at cryptech.is
• [Cryptech-Commits] [sw/libhal] branch master updated (64d4157 -> 253f7b8)   git at cryptech.is
  • [Cryptech-Commits] [sw/libhal] 01/01: Merge branch 'hashsig'   git at cryptech.is
• [Cryptech-Commits] [sw/stm32] branch master updated (49939b9 -> f424af5)   git at cryptech.is
  • [Cryptech-Commits] [sw/stm32] 01/02: Add dummy hal_free_static_memory to cli-test, to avoid a link error.   git at cryptech.is
  • [Cryptech-Commits] [sw/stm32] 02/02: Merge branch 'hashsig'   git at cryptech.is
• [Cryptech-Commits] [releng/alpha] branch master updated: hashsig.   git at cryptech.is
• [Cryptech-Commits] [sw/libhal] branch master updated: Add hashsig description to README   git at cryptech.is

Last message date: Tue Jul 31 15:25:21 UTC 2018
Archived on: Tue Jul 31 15:25:25 UTC 2018

• Messages sorted by: [ subject ] [ author ] [ date ]
• More info on this list...