[Cryptech Tech] [Cryptech-Commits] [core/platform/novena] 21/21: Sick hacks to compensate for sparse MUX within TRNG core.
Joachim Strömbergson
joachim at secworks.se
Fri Oct 2 08:40:01 UTC 2015
-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA256
Aloha!
Rob Austein wrote:
> Or violation sets the bit and it stays set until the CPU performs
> some kind of explicit reset, eg, sets new flag in the control word.
> Either could work, but the latter seems more robust.
How about writing to the status register to clear the error bit? Easy to
implement. Lets just do it that way and move forward.
I guess Paul will be the one most affected by this change. Any
suggestions how you want to roll this Paul?
I can start by creating a branch, "api_error_removal" or somesuch to do
the per-core fixes. I'll start with SHA-1.
> There's a reason why I phrased it as "having a real conversation
> with the FPGA." Reading a register might be OK. It's when it
> crosses the line from that to attempting to execute some kind of
> complex recovery behavior that it starts getting to be too much, eg,
> several round trips of reading and writing registers, mucking with
> data structures on the CPU side, etc.
Yes, I think we are in agreement about interrupt handlers.
- --
Med vänlig hälsning, Yours
Joachim Strömbergson - Alltid i harmonisk svängning.
========================================================================
Joachim Strömbergson Secworks AB joachim at secworks.se
========================================================================
-----BEGIN PGP SIGNATURE-----
Comment: GPGTools - http://gpgtools.org
Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org/
iQIcBAEBCAAGBQJWDkLhAAoJEF3cfFQkIuyNj/gP+wZPS86bTbFBI81TUQJ3yhBj
moZHALsqmOQj12xLcb1NwbEgvYPHHxTxl6qHQVBy8nHE80TCWTs1xV2JKQ2pkxfN
CwUYKrI6lss8D1x8pDz7KuulAeoR16E7uLLka+eNUEjjP7TZNWb74zSIczmgxrkI
ziI2kKl/L90fLXu3moVXmchJRN1Nw6M2rJnHM60yTpD/3jHzZhIF2w50ld80SClX
BJ5jH2BjIbvuM57C85LOi4aARpGUqyDxE1CnkfOTBwVMWJRp3df3gTrvVZy4WVqz
fO+VPX782e7RRjWy1+9/GH6S+IbE0kNasYG2s0ZXPyLFsxbxbya5C2UNskl4jEWe
gCSzZNXXSdbDor1i4zTozRox+Sz3TKG6cfhYWUOoW0uon+FdL6vLLz1W9z1fj+cf
eSDGEJf2lHScRjBRE2J4EBzXNQV9ET9aVTy9P2vdbcv6mw06NV84frLpNmv0Z2CT
IR8Wfo8//9dBv45P6OzeFF8OiSuU4wqILRP3oOYLuv9H0CHBkjkjJhO9Pu4aY/XH
FWJFOpFu0sLjnA3hLH4Qpndew8REGPFcS8gBJzlCi/TUcNJ7S/OU7fTOnzeM0o2Q
82iE9oKJACUawl7/iAKMat9dMsYZB6QiA8/kCgwtOxs800pHJCWkA99dt0dUtH/b
4UCWLtZDwAKciGGng0bD
=t6pF
-----END PGP SIGNATURE-----
More information about the Tech
mailing list