On 12/05/2014 12:15 PM, Rob Austein wrote: > Joachim is starting to look at implementing RSA. Current theory is > that the Verilog (blue) will just do the basic RSA transformation: key > generation and padding will be handled in software (green). nice!