[Cryptech Core] Next steps and work packages
Joachim Strömbergson
joachim at secworks.se
Fri May 2 11:50:24 UTC 2014
-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA256
Aloha!
I talked to Leif about starting up development activities and who does
what. On the last meeting we compiled a list of activities. I can't find
them on cryptech.is (somebody has an URL?) So here are a short list of
what I think we should start up as soon as possible:
Novena development board pipe clean
- -----------------------------------
Work with Bunnie & Co to get a combined HW + SW chain worked out, tested
and documentet. Basically take either a single core or coretest + a
couple of hw cores and build them for the Xilinx FPGA on the Novena
board. Then write SW (C and scripts) needed to download the FPGA
configuration onto the FPGA on the Novena board, talk through the design
and run some hashing operations. I assume there will be a lib, drivers
(that I think already has been developed), a test application and
documentation.
This work should also coordinate, be part of with Blue/Green API
discussions and development
Who should do this?
Blue/Green and Green/Yellow APIs
- ---------------------------------
Start looking at what applications on yellow layer and above will need
in terms of data structures and protocols/commands and see what low
level (blue/green) commands and data exchanges are needed in order to
provide good, efficient support for the upper layers. Looking at good
examples for other HSMs might be a good thing too.
Who should do this? (I assume I will be involved)
Security Target
- ---------------
Look at what is stated by other HSMs and develop a security target for
the Cryptech HSM that can be understo0d by others and in the context of
HSMs. We really do need this to be able to explain what we are going to
provide, what to protect and what not to protect. Project boundaries.
Suggested: JakobS and @dol.
PN-avalanche based entropy source
- ----------------------------------
Develop a good, working, long term stable PN-avalanche noise entropy
source that can be interfaced digitally to FPGAs or MCUs. The work
includes component selection, schematics, real world testing,
documentation. Using an Arduino Shield project board might be useful for
us and others.
Suggested: Fredrik Thulin
TRNG chain
- ----------
Complete first version of the TRNG interface including debug support.
The TRNG chain should be able to connect to the PN-entropy source at one
end using a suitable entropy provider core. And at the other end
generate huge amounts of random numbers that can be extracted from the
FPGA and tested.
Suggested: Joachim Strömbergson
AES cipher engine
- -----------------
Complete the AES block cipher engine. RTL mostly done.
Suggested: Joachim Strömbergson
- --
Med vänlig hälsning, Yours
Joachim Strömbergson - Alltid i harmonisk svängning.
========================================================================
Joachim Strömbergson Secworks AB joachim at secworks.se
========================================================================
-----BEGIN PGP SIGNATURE-----
Version: GnuPG/MacGPG2 v2.0.22 (Darwin)
Comment: GPGTools - http://gpgtools.org
Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org/
iQIcBAEBCAAGBQJTY4Z/AAoJEF3cfFQkIuyNkn8P/00TZhIiXpkFz6ztTzMSziko
qJNlHHUGnFvzKMq+0TlJW7WlcHSm609/QZwQPo9gT1qtpAmkikiKaAowDFSh3uvQ
c0BOuckhHom7Px6buPCXgoJ+F49LfQqyFLkXWbqkfC1YbU0aAosL9ZqIvsqjgOGc
4LCT5sgaUjeX+sWelyGy/S2iBS4W/MVkfLXVyK9d5flScN6MzqTtaeiVu/RqP7HT
zvcx5OxS6kk1k7Onc+9m1pZ8DAKzpFYA1N2pnIf4/0pZ3CtFzgEchUoiXcKzMcI9
OimetRMCd5CX9jxqOxht5/e9MGnS0OVmem8jf6rF8N/ekWqsulrBXkZeomVJlBZv
xPcsSsWvbK6iRyyF8hm4YS0nt+uR5SqpG4UtUhjywHatg4ktogPsOPrBfLQ0+uaY
DOKF/8N6Aw2C1d6wBO65LL8+7GzVHl48Gb2Mdacc/pk7uhbkGfK5g8ebVmqvGN+f
eIv3FiAyi1YcLBufkCFJykxmm8dnuk6xICsjxB3kJlorxjb5dzzb0VslGAwnOane
8O8eD35u2y1DRQZKydy2QlUOLEVbB+ST5ymxGHRydLNranF/y9IZOUmHjkBbF31l
bQO3KVLgOVB3gUCv50RLTmAHptChCGEdeMhBRLQN9NCXVnV6rY8w29jd2xvP6cnQ
vSgVYdf+7CsYhEsPMjI5
=SQoy
-----END PGP SIGNATURE-----
More information about the Core
mailing list